Altera Avalon Verification IP Suite Manual do Utilizador Página 155

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 224
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 154
signal_fatal_error
signal_fatal_errorPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Notifies the testbench that a fatal error has occurred in this module.Description:
Verilog HDLLanguage support:
signal_transaction_fifo_overflow
signal_transaction_fifo_overflowPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Notifies the testbench that the FIFO is full and further transactions are
dropped.
Description:
Verilog HDLLanguage support:
signal_transaction_fifo_threshold
signal_transaction_fifo_thresholdPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Notifies the testbench that the transaction FIFO threshold level has exceeded.Description:
Verilog HDLLanguage support:
signal_transaction_received
signal_transaction_receivedPrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Notifies the testbench that a transaction has been received and queued.Description:
Verilog HDLLanguage support:
Altera Corporation
Avalon-ST Monitor
Send Feedback
10-19
signal_fatal_error
Vista de página 154
1 2 ... 150 151 152 153 154 155 156 157 158 159 160 ... 223 224

Comentários a estes Manuais

Sem comentários