
signal_write_response_complete
signal_write_response_completePrototype:
Verilog HDL: None
VHDL: N.A.
Arguments:
voidReturns:
Notifies the testbench that the write response has been received and inserted
into the response queue.
Description:
Verilog HDLLanguage support:
Avalon-MM Monitor
Altera Corporation
Send Feedback
signal_write_response_complete
7-40
Comentários a estes Manuais