Altera Stratix V Avalon-ST Manual do Utilizador Página 74

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 158
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 73
Signal Direction Description
txdetectrx0 Output Transmit detect receive <n>. This signal tells the PHY layer to
start a receive detection operation or to begin loopback.
txelecidle0 Output Transmit electrical idle <n>. This signal forces the TX output to
electrical idle.
tx_margin0[2:0] Output Transmit V
OD
margin selection. The value for this signal is based
on the value from the Link Control 2 Register. Available for
simulation only.
txswing0
Output When asserted, indicates full swing for the transmitter voltage.
When deasserted indicates half swing.
txsynchd0[1:0]
Output For Gen3 operation, specifies the block type. The following
encodings are defined:
2'b01: Ordered Set Block
2'b10: Data Block
UG-01097_sriov
2014.12.15
PIPE Interface Signals
4-39
Interfaces and Signal Descriptions
Altera Corporation
Send Feedback
Vista de página 73
1 2 ... 69 70 71 72 73 74 75 76 77 78 79 ... 157 158

Comentários a estes Manuais

Sem comentários