Altera Stratix V Avalon-ST Manual do Utilizador Página 66

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 158
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 65
devices. Note that the bottom left IP core includes the CvP functionality. The other Hard IP blocks do not
include the CvP functionality.
Figure 4-13: Stratix V Devices with Four PCIe Hard IP Blocks
3 Ch
6 Ch
6 Ch
6 Ch
6 Ch
6 Ch
3 Ch
6 Ch
6 Ch
6 Ch
6 Ch
6 Ch
PCIe
Hard
IP
PCIe
Hard
IP
PCIe
Hard
IP
IOBANK_B5R
IOBANK_B4R
IOBANK_B3R
IOBANK_B2R
IOBANK_B1R
IOBANK_B0R
IOBANK_B5L
IOBANK_B4L
IOBANK_B3L
IOBANK_B2L
IOBANK_B1L
IOBANK_B0L
Number of Channels
Per Bank
Transceiver
Bank Names
Number of Channels
Per Bank
Transceiver
Bank Names
Ch 5
Ch 4
Ch 3
Ch 2
Ch 1
Ch 0
PCIe
Hard
IP
with
CvP
Smaller devices include the following PCIe Hard IP Cores:
One Hard IP for PCIe IP core - bottom left IP core with CvP, located at GX banks L0 and L1
Two Hard IP for PCIe IP cores - bottom left IP core with CvP and bottom right IP Core, located at
banks L0 and L1, and banks R0 and R1
Refer to Stratix V GX/GT Channel and PCIe Hard IP (HIP) Layout for comprehensive information on the
number of Hard IP for PCIe IP cores available in various Stratix V packages.
Related Information
Transceiver Architecture in Stratix V Devices
UG-01097_sriov
2014.12.15
Physical Layout of Hard IP In Stratix V Devices
4-31
Interfaces and Signal Descriptions
Altera Corporation
Send Feedback
Vista de página 65
1 2 ... 61 62 63 64 65 66 67 68 69 70 71 ... 157 158

Comentários a estes Manuais

Sem comentários