Altera Triple Speed Ethernet MegaCore Function Manual do Utilizador Página 151

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 223
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 150
Figure 7-8: Clock Enabler Signal Behavior
125 MHz Clock
25 MHz Clock Enable
Input Data
Output Data
0xAA
0xAA
0xBB
0xBB
0xCC
0xCC
0xDD
0xDD
0xEE
GMII
Table 7-39: GMII Signals
DescriptionI/OName
GMII Transmit Interface
GMII transmit data bus.Igmii_tx_d[7:0]
Assert this signal to indicate that the data on gmii_tx_d[7:0]is valid.Igmii_tx_en
Assert this signal to indicate to the PHY device that the current frame
sent is invalid.
Igmii_tx_err
GMII Receive Interface
GMII receive data bus.Ogmii_rx_d[7:0]
Asserted to indicate that the data on gmii_rx_d[7:0] is valid. Stays
asserted during frame reception, from the first preamble byte until
the last byte in the CRC field is received.
Ogmii_rx_dv
Asserted by the PHY to indicate that the current frame contains errors.Ogmii_rx_err
MII
Table 7-40: MII Signals
DescriptionI/OName
MII Transmit Interface
MII transmit data bus.Imii_tx_d[3:0]
Assert this signal to indicate that the data on mii_tx_d[3:0]is valid.Imii_tx_en
Assert this signal to indicate to the PHY device that the frame sent is
invalid.
Imii_tx_err
MII Receive Interface
MII receive data bus.Omii_rx_d[3:0]
Asserted to indicate that the data on mii_rx_d[3:0]is valid. The signal
stays asserted during frame reception, from the first preamble byte
until the last byte of the CRC field is received.
Omii_rx_dv
Interface Signals
Altera Corporation
Send Feedback
UG-01008
GMII
7-36
2014.06.30
Vista de página 150
1 2 ... 146 147 148 149 150 151 152 153 154 155 156 ... 222 223

Comentários a estes Manuais

Sem comentários