Altera Triple Speed Ethernet MegaCore Function Manual do Utilizador Página 105

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 223
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 104
DescriptionR/WNameBit(s)
Self-clearing reset bit. Set this bit to 1 to generate a
synchronous reset pulse which resets all the PCS function
state machines, comma detection function, and 8b/10b
encoder and decoder. For normal operation, set this bit to
0 (asynchronous reset value).
RWRESET15
Status Register (Word Offset 0x01)
Table 6-14: Status Register Bit Descriptions
DescriptionR/WNameBit
A value of 1 indicates that the PCS function
supports extended registers.
ROEXTENDED_CAPABILITY0
Unused. Always set to 0.JABBER_DETECT1
A value of 1 indicates that a valid link is established.
A value of 0 indicates an invalid link.
If the link synchronization is lost, a 0 is latched.
ROLINK_STATUS2
A value of 1 indicates that the PCS function
supports auto-negotiation.
ROAUTO_NEGOTIATION_
ABILITY
3
Unused. Always set to 0.REMOTE_FAULT4
A value of 1 indicates the following status:
The auto-negotiation process is completed.
The auto-negotiation control registers are valid.
ROAUTO_NEGOTIATION_
COMPLETE
5
Unused. Always set to 0.MF_PREAMBLE_SUPPRESSION6
A value of 1 indicates that the PCS is able to
transmit from MII/GMII regardless of whether the
PCS has established a valid link.
ROUNIDIRECTIONAL_ABILITY7
Unused. Always set to 0.EXTENDED_STATUS8
Configuration Register Space
Altera Corporation
Send Feedback
UG-01008
Status Register (Word Offset 0x01)
6-22
2014.06.30
Vista de página 104
1 2 ... 100 101 102 103 104 105 106 107 108 109 110 ... 222 223

Comentários a estes Manuais

Sem comentários