Altera HyperTransport MegaCore Function Manual do Utilizador Página 68
- Página / 76
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
A–2 Appendix A: Parameters
Parameter Lists
HyperTransport MegaCore Function User Guide © November 2009 Altera Corporation
Preliminary
Base Address Registers
Table A–2 lists the parameters modified by settings on the Base Address Registers tab
of the IP Toolbench wizard.
Table A–2. BAR Parameters
Parameter Default
Available
Setting(s) Description
Bar0AndMask 0xFFF0_0000 Any 32-bit value The AndMask defines the writable bits of the specified BAR.
For 32 bit memory space BARs, only bits 31-10 can be
writable, i.e., the minimum decodable memory space is
1KBytes. Only BAR1, BAR3, and BAR5 can be the upper BARs
of a 64 bit BAR. In this case, all bits can be writable.
Bar1AndMask 0x0 Any 32-bit value
Bar2AndMask 0x0 Any 32-bit value
Bar3AndMask 0x0 Any 32-bit value
Bar4AndMask 0x0 Any 32-bit value
Bar5AndMask 0x0 Any 32-bit value
Bar0MatchMask 0xFFF0_0000 Any 32-bit value The MatchMask specifies which bits of the specified BAR
should be used for matching addresses. In all cases, the
MatchMask should be identical to the AndMask.
Bar1MatchMask 0x0 Any 32-bit value
Bar2MatchMask 0x0 Any 32 -bit value
Bar3MatchMask 0x0 Any 32-bit value
Bar4MatchMask 0x0 Any 32-bit value
Bar5MatchMask 0x0 Any 32-bit value
Bar0OrMask 0x8 Any 4-bit value The OrMask specifies which low-order type bits of the BAR
should be set to 1.
■ Bit[0] – I/O space
■ Bit[1] – Reserved
■ Bit[2] – 64 bit BAR (only valid on BAR0, BAR2, and BAR4)
Only valid when Bit [0]=0
■ Bit[3] – Prefetchable
On the upper BAR of a 64 bit BAR, all of these bits must be 0.
Bar1OrMask 0x0 Any 4-bit value
Bar2OrMask 0x0 Any 4-bit value
Bar3OrMask 0x0 Any 4-bit value
Bar4OrMask 0x0 Any 4-bit value
Bar5OrMask 0x0 Any 4-bit value
CLAIM_COMPAT 0x0 0 or 1 Compatibility Request Claiming occurs based on whether the
CLAIM_COMPAT parameter is set to zero or 1. When the value
of this parameter is zero, the HyperTransport MegaCore
function does not claim Read and Write requests that have the
Compat bit set to 1, posted requests are ignored and
nonposted requests have a NXA error response returned.
When the CLAIM_COMPAT parameter is set to the value 1, the
requests are claimed and presented on the Rx user interfaces
of the function. Setting the value to 1 can be used to
implement an x86 Subtractive Decode device. The
CLAIM_COMPAT parameter is set by the Claim All Read And
Write Requests With Compat Bit Equal To '1' box on the Base
Address Registers tab.
- User Guide 1
- UG-MCHYPRTRNS-1.12 2
- Contents 3
- Appendix C. Example Design 4
- Additional Information 4
- Release Information 5
- Device Family Support 5
- Introduction 6
- Features 6
- Performance 7
- Notes to Table 1–4: 8
- Notes to Table 1–5: 8
- 2. Getting Started 9
- MegaCore Function Walkthrough 10
- Step 1: Parameterize 13
- Step 2: Set Up Simulation 17
- Figure 2–9. Set Up Simulation 18
- Step 3: Generate 19
- Notes to Table 2–1: 20
- Compile the Design 21
- Simulate the Design 21
- Program a Device 22
- Set Up Licensing 23
- Example Quartus II Project 24
- ■ input_ht_vector.dat 25
- ■ output_ht_vector.dat 25
- ■ input_ui_vector.dat 25
- ■ output_ui_vector.dat 25
- About the Test Vectors 26
- 3. Specifications 27
- HT Systems 28
- HT Flow Control 29
- Physical Interface 30
- Protocol Interface 31
- End-Chain Handler 32
- Rx Claimed Buffers 32
- Tx Buffers 32
- Scheduler 32
- Clocking Options 33
- Shared Rx/Tx Clock 34
- Shared Ref/Tx Clock 34
- Chapter 3: Specifications 3–9 35
- Preliminary 35
- Shared Rx/Tx/Ref Clock 36
- Note to Figure 3–8: 37
- HT Link Rx Signals 42
- HT Link System Signals 42
- HT Link Tx Signals 42
- Notes to Table 3–6: 45
- Notes to Figure 3–10: 46
- Notes to Figure 3–11: 46
- Notes to Figure 3–12: 47
- Notes to Figure 3–13: 47
- Notes to Table 3–8: 51
- Addr[39:8] 52
- Notes to Figure 3–16: 53
- Notes to Figure 3–17: 53
- Notes to Figure 3–18: 54
- User Interface System Signals 55
- Using PLL Resets 55
- CSR Interface Signals 56
- CSR Module 57
- Notes to Table 3–13: 58
- Notes: to Table 3–16: 60
- A. Parameters 67
- Base Address Registers 68
- Advanced Settings 69
- A–4 Appendix A: Parameters 70
- Parameter Lists 70
- Guidelines 71
- C. Example Design 73
- General Description 74
- Typographic Conventions 76
Manuais e produtos relacionados com Instrumentos de medida Altera HyperTransport MegaCore Function
Instrumentos de medida Altera High-Speed Development Kit, Stratix GX Edition Manual do Utilizador
(140 páginas)
(140 páginas)
Instrumentos de medida Altera Internal Memory (RAM and ROM) IP Core Manual do Utilizador
(57 páginas)
(57 páginas)
Instrumentos de medida Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Manual do Utilizador
(196 páginas)
(196 páginas)
Instrumentos de medida Altera JNEye Manual do Utilizador
(194 páginas)
(194 páginas)
Instrumentos de medida Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manual do Utilizador
(413 páginas)
(413 páginas)
Instrumentos de medida Altera Mentor Verification IP Altera Edition AMBA AXI4-St Manual do Utilizador
(231 páginas)
(231 páginas)
Instrumentos de medida Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Manual do Utilizador
(783 páginas)
(783 páginas)
Instrumentos de medida Altera PCI Development Kit, Cyclone II Edition Getting St Manual do Utilizador
(40 páginas)
(40 páginas)
© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.056 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais