Altera Arria V GX FPGA Development Board Manual do Utilizador Página 9

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 90
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 8
Chapter 1: Overview 1–5
Development Board Block Diagram
November 2013 Altera Corporation Arria V GX FPGA Development Board
Reference Manual
General user I/O
LEDs and displays
Eight dual color user LEDs
Two HSMC interface transmit/receive (TX/RX) LEDs
Push buttons
One CPU reset push button
Three general user push buttons
Eight MAX
II control DIP switches
Development Board Block Diagram
Figure 1–1 shows a block diagram of the Arria V GX FPGA development board.
Handling the Board
When handling the board, it is important to observe the following static discharge
precaution:
c Without proper anti-static handling, the board can be damaged. Therefore, use
anti-static handling precautions when touching the board.
Figure 1–1. Arria V GX FPGA Development Board Block Diagram
Port B
Port A
1152-MB
DDR3 (x72)
2x16 LCD
Push buttons
8 bi-color LEDs
CPLD
1-GB
Flash
FMC
x8 Edge
SMAs
6G
Gigabit Ethernet
PHY (RGMII)
On-Board
USB-Blaster II
and
USB Interface
Mini-USB
2.0
XCVR x1
SDI
TX/RX
XCVR x1
Bullseye
6G
XCVR x1
SMAs
6G
XCVR x1
SFP+
XCVR x1
x16
x72
DDR3
(x64)
x32 Hard IP
(x64 Soff IP)
72-MB
QDRII+
x36
x11
x8
x4
ADDR x16
XCVR x8 Chip-to Chip
LVDS x29 Chip-to Chip
LVDS x29 Chip-to Chip
XVCR x8
XVCR x4
x80
CLKIN x3
CLKOUT x3
XCVR x4
x80
CLKIN x3
CLKOUT x3
XCVR x4
JTAG Chain
USB Interface x19
Programmable
Oscillators +
50 M, 125 M
Programmable
Oscillators +
50 M, 125 M
5AGXFB3H4F40
FPGA 1
5AGXFB3H4F40
FPGA 2
Z Z
x16
Push Buttons
DIP Switches
DIP Switches
8 bi-color LEDs
x8
x4
x16
Vista de página 8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 ... 89 90

Comentários a estes Manuais

Sem comentários