Altera ALTDQ_DQS2 Manual do Utilizador Página 84

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 100
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 83
Figure 54: Pin Planner
10.Run the Fitter, Timing Analysis, and Assembler. An SDC example (top.sdc) is included in the example
design.
Related Information
Understanding Simulation Results—Stratix V Design Example on page 66
Understanding Simulation Results—Arria V Design Example
ln the Arria V design example, a generic testbench is used to test the write and read operations in the
ALTDQ_DQS2 IP core. The following table lists the components in the testbench.
Table 23: Testbench Components
Component Description
DQS Driver
Acts as a host controller, sends read/write commands to the ALTDQ_
DQS2 IP core.
Compares data read back from the DQSAgent to what it should be
Has a side channel (side reads/writes) communicating directly with the
DQS agent, bypassing the ALTDQ_DQS2 IP core. Use the data in the
side reads/writes to compare with the data sent to or received from the
ALTDQ_DQS2 IP core.
84
Understanding Simulation Results—Arria V Design Example
UG-01089
2014.12.17
Altera Corporation
ALTDQ_DQS2 IP Core User Guide
Send Feedback
Vista de página 83
1 2 ... 79 80 81 82 83 84 85 86 87 88 89 ... 99 100

Comentários a estes Manuais

Sem comentários