Altera Video and Image Processing Suite Manual do Utilizador Página 204
- Página / 310
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Parameter Value Description
Base address of frame buffers Any 32-bit value,
Default = 0×00000000
Select a hexadecimal address of the frame
buffers in external memory when buffering is
used.
The number of frame buffers and the total
memory required at the specified base
address is displayed under the base address.
Align read/write bursts with
burst boundaries
On or Off Turn on to avoid initiating read and write
bursts at a position that would cause the
crossing of a memory row boundary.
Table 14-3: Frame Buffer II Parameter Settings
Parameter Value Description
Maximum frame width 32–4096,
Default =
4096
Specify the maximum frame width in pixels.
Maximum frame
height
32–4096,
Default =
2160
Specify the maximum progressive frame height in pixels.
Bits per pixel per color
plane
4–20, Default
= 8
Select the number of bits per pixel (per color plane).
Number of color planes 1–4, Default
= 3
Select the number of color planes that are sent in sequence.
Color planes
transmitted in parallel
On or Off
• Turn on to transmit color planes in parallel.
• Turn off to transmit color planes in series.
Pixels in parallel 1, 2, or 4 Specify the number of pixels transmitted or received in parallel.
Interlace support On or Off Turn on to support consistent dropping and repeating of fields in
an interlaced video stream.
Note: Do not turn on this parameter to double-buffer an
interlaced input stream on a field-by-field basis.
Use separate clocks for
the Avalon-MM
master(s) interfaces
On or Off Turn on to add a separate clock signal for the Avalon-MM
master interfaces so that they can run at a different speed to the
Avalon-ST processing. This decouples the memory speed from
the speed of the data path, and is sometimes necessary to reach
performance target.
Avalon-MM master(s)
local ports width
16-512,
Default = 256
Specify the width of the Avalon-MM ports used to access
external memory.
Write FIFO depth 16–1024,
Default = 64
Select the FIFO depth of the write-only Avalon-MM interface.
UG-VIPSUITE
2015.05.04
Frame Buffer Parameter Settings
14-7
Frame Buffer IP Cores
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Feature Support 7
- Release Information 9
- Device Family Support 10
- IP Core Mode Latency 11
- Interfaces 28
- Video Formats 29
- D0 D1vid_data 32
- Signal Name Description 33
- Avalon-ST Video Protocol 34
- Video Data Packets 38
- Symbol transmitted first 39
- Symbol transmitted last 39
- Plane for even rows 40
- Plane for odd rows 40
- Control Data Packets 42
- Parameters 43
- Description 43
- Type Width Height Interlacin 43
- Order Symbol Order Symbol 45
- Ancillary Data Packets 46
- Packet Propagation 46
- Parameter Name Value 47
- Signal Width Direction 47
- Packet Transfer Examples 48
- Parameter Value 50
- Avalon-MM Slave Interfaces 52
- Avalon-MM Master Interfaces 55
- Related Information 56
- Getting Started 57
- OpenCore Plus IP Evaluation 59
- Control Port 60
- Format Description 61
- Interrupts 64
- Generator Lock 68
- Underflow and Overflow 70
- Timing Constraints 71
- Handling Ancillary Packets 71
- Modules Description 75
- Address Register Description 100
- UG-VIPSUITE 105
- 2015.05.04 105
- 2D FIR Filter IP Core 106
- Coefficient Precision 107
- Parameter Value Description 108
- 2D FIR Filter Signals 109
- Signal Direction Description 110
- Video Mixing IP Cores 112
- Alpha Blending 113
- Video Mixing Signals 116
- 20 Input 3 enable 121
- Chroma Resampler IP Core 122
- 4:4:4 to 4:2:2 123
- 4:2:2 to 4:4:4 123
- Vertical Resampling (4:2:0) 124
- Chroma Resampler Signals 126
- Video Clipping IP Cores 127
- Video Clipping Signals 130
- Color Plane Sequencer IP Core 135
- Rearranging Color Patterns 136
- Splitting and Duplicating 137
- Subsampled Data 138
- Color Plane Sequencer Signals 139
- IP Cores Feature 141
- Input and Output Data Types 142
- Color Space Conversion 142
- Operands 145
- Control Synchronizer IP Core 153
- Control Synchronizer Signals 157
- Deinterlacing IP Cores 160
- Deinterlacing Methods 161
- Bob with Scanline Duplication 162
- Motion-Adaptive 162
- Sobel-Based HQ Mode 164
- Frame Buffering 165
- Types Description 166
- Frame Rate Conversion 167
- Altera Corporation 168
- Send Feedback 168
- Deinterlacing Signals 176
- Register Address 190
- (Decimal) 190
- Register Suggested 190
- Settings 190
- Comments 190
- Tuning Motion Shift 191
- Frame Reader IP Core 192
- Frame Reader Signals 194
- Frame Buffer IP Cores 198
- Double Buffering 199
- Triple Buffering 199
- Locked Frame Rate Conversion 200
- Color Format 201
- Frame Buffer Signals 206
- Gamma Corrector IP Core 214
- Gamma Corrector Signals 215
- Interlacer IP Core 218
- Interlacer Parameter Settings 219
- Interlacer Signals 219
- Interlacer Control Registers 221
- Scaler II IP Core 222
- Bilinear Algorithm 223
- Double-Buffering 226
- Scaler II Parameter Settings 230
- Scaler II Signals 233
- Scaler II Control Registers 235
- Video Switching IP Cores 237
- Mixer Layer Switching 238
- Video Switching Signals 239
- Test Pattern 243
- Trace System IP Core 253
- Trace System Signals 255
- Trace Within System Console 258
- TCL Shell Commands 259
- Command Arguments Function 260
- Packet Visualization 263
- Monitor Settings 264
- Subscribe 269
- Avalon-ST Video Class Library 270
- Class Description 272
- Running the Tests 275
- Video File Reader Test 278
- Example Test Environment 281
- Video Field Life Cycle 282
- Constrained Random Test 283
- Code for Scoreboards 285
- Code for to_grey Function 286
- Complete Class Reference 287
- Method Call Description 288
- Member Description 288
- Raw Video Data Format 299
- Y 410 / A 2R 10 G 10 B 10 301
- Additional Information 306
- Date Version Changes 307
- How to Contact Altera 310
Manuais e produtos relacionados com Instrumentos de medida Altera Video and Image Processing Suite
Instrumentos de medida Altera DSP Development Kit, Stratix V Edition Manual do Utilizador
(74 páginas)
(74 páginas)
Instrumentos de medida Altera Stratix IV GX FPGA Development Board Manual do Utilizador
(78 páginas)
(78 páginas)
Instrumentos de medida Altera Transceiver Signal Integrity Development Kit, Stra Manual do Utilizador
(42 páginas)
(42 páginas)
Instrumentos de medida Altera Transceiver Signal Integrity Development Kit, Stra Manual do Utilizador
(58 páginas)
(58 páginas)
Instrumentos de medida Altera Cyclone II EP2C35 PCI Development Board Manual do Utilizador
(50 páginas)
(50 páginas)
ViewSonic VX2770Smh-LED podręczniki
Instrukcje obsługi i podręczniki użytkownika dla Telewizory i monitory ViewSonic VX2770Smh-LED.
Dostarczamy 1 pdf podręczników ViewSonic VX2770Smh-LED do pobrania za darmo według typów dokumentów: Instrukcja Użytkownika
Comentários a estes Manuais