Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manual do Utilizador descarregar pdf (Página 127)

100

101

SystemVerilog Tutorials

Verifying a Master DUT

Mentor Verification IP AE AXI4-Lite User Guide, V10.3

127

April 2014

Example 6-15 shows the BVALID signal delay set to two ACLK cycles. You can edit this

function to change the BVALID signal delay.

Example 6-15. set_wr_resp_valid_delay()

// Function : set_wr_resp_valid_delay

// This is used to set write response phase valid delay to start

// driving write response phase after specified delay.

function void set_wr_resp_valid_delay(axi4_transaction trans);

trans.set_write_response_valid_delay(2);

endfunction

slave_ready_delay_mode

The slave_ready_delay_mode variable holds the configuration that defines the starting point of

any delay applied to the *READY signals. You can configure it to the enumerated type values

of AXI4_VALID2READY (default) or AXI4_TRANS2READY.

The default configuration (slave_ready_delay_mode = AXI4_VALID2READY) corresponds to

the delay measured from the positive edge of ACLK when *VALID is asserted. Figure 6-5

shows how to achieve a *VALID before *READY handshake.

Figure 6-5. slave_ready_delay_mode = AXI4_VALID2READY

The nondefault configuration (slave_ready_delay_mode = AXI4_TRANS2READY) corresponds

to the delay measured from the completion of a previous transaction phase (*VALID and

*READY both asserted). Figure 6-6 shows how to achieve a *READY before *VALID

handshake.

*VALID

*READY

ACLK

*_valid_delay = 4

*_ready_delay = 2

1 2 ... 122 123 124 125 126 127 128 129 130 131 132 ... 412 413

Comentários a estes Manuais

Sem comentários

Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manual do Utilizador Página 127

Comentários a estes Manuais

Manuais e produtos relacionados com Instrumentos de medida Altera Mentor Verification IP Altera Edition AMBA AXI4-Li