Altera PHY IP Core Guia do Utilizador Página 468
- Página / 626
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Interlaken Mode
In Interlaken mode, the TX FIFO operates as an elastic buffer. In this mode, there are additional signals to
control the data flow into the FIFO. Therefore, the FIFO write clock frequency does not have to be the
same as the read clock frequency. You control the writing to the TX FIFO with tx_enh_data_valid by
monitoring the FIFO flags. The goal is to prevent the FIFO from becoming full or empty. On the read
side, read enable is controlled by the Interlaken frame generator.
Basic Mode
In Basic mode, the TX FIFO operates as an elastic buffer, where you control the FIFO
tx_enh_data_valid based on FIFO flags. The FIFO read enable is controlled by gearbox data valid,
which is a function of gearbox input and output data width.
Interlaken Frame Generator
The Interlaken frame generator block takes the data from the TX FIFO and encapsulates the payload and
burst/idle control words from the FPGA fabric with the framing layer’s control words (synchronization
word, scrambler state word, skip word, and diagnostic word) to form a metaframe. The Native PHY IP
Parameter Editor allows you to set the metaframe length from five 8-byte words to a maximum value of
8192 (64Kbyte words).
Program the same value for the metaframe length for the transmitter and receiver.
Figure 5-19: Interlaken Frame Generator
The Interlaken frame generator implements the Interlaken protocol.
Interlaken
Frame
Generator
Synchronization
Scrambler
State Word
Skip Word
Data
Sync Header
Inversion Bit (Place Holder for Bit Inversion Information)
Payload
66 65 64
64-Bit Data
1-Bit Control
66-Bit Blocks
63 66 660 0 Di0
Used for Clock Compensation in a Repeater
Used to Synchronize the Scrambler
Used to Align the Lanes of the Bundle
Provides Per
Lane Error Check
and Optional Status
Message
From TX FIFO
To Interlaken
CRC-32 Generator
Interlaken CRC-32 Generator
The Interlaken CRC-32 generator block receives data from the Interlaken frame generator and calculates
the cyclic redundancy check (CRC) code for each block of data. This CRC code value is stored in the
CRC32 field of the diagnostic word. CRC-32 provides a diagnostic tool for each lane. This helps to trace
the errors on the interface back to an individual lane.
UG-01143
2015.05.11
Interlaken Mode
5-21
Arria 10 Transceiver PHY Architecture
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Device Transceiver Layout 9
- UG-01143 10
- 2015.05.11 10
- Transceiver Bank Architecture 22
- The GX Transceiver Channel 26
- The GT Transceiver Channel 27
- Receiver PMA 28
- DeserializerCDR 28
- Advanced Transmit (ATX) PLL 29
- Fractional PLL (fPLL) 29
- Calibration 30
- • Calibration on page 7-1 31
- • Arria 10 Device Datasheet 31
- Transceiver Design Flow 33
- Configure the PHY IP Core 35
- Generate the PHY IP Core 36
- Select the PLL IP Core 36
- Configure the PLL IP Core 38
- Generate the PLL IP Core 39
- Create Reconfiguration Logic 39
- Connect Datapath 40
- Compile the Design 40
- Verify Design Functionality 41
- Configuration 42
- Protocol Preset 42
- Transceiver Configuration 52
- PMA Parameters 54
- Parameters Value Description 58
- Enhanced PCS Parameters 60
- Standard PCS Parameters 70
- PCS Direct 77
- PMA Ports 80
- Name Direction Clock Domain 84
- Enhanced PCS Ports 85
- Name Bit Functionality 94
- Standard PCS Ports 99
- Name Direction Clock 105
- Description 105
- Related Information 105
- IP Core File Locations 106
- Interlaken 107
- Altera Corporation 108
- Send Feedback 108
- Reset Controller 118
- Design Example 121
- Parameter Value 122
- Ethernet 128
- Rate Match FIFO for GbE 134
- Parameters Value 139
- Transceivers 148
- Parameter Range 151
- Idle Deleted 155
- Before Deletion 155
- After Deletion 155
- 10GBASE-KR PHY IP Core 156
- Name Range Description 162
- Name Value Description 163
- 10GBASE-KR PHY Interfaces 164
- Avalon-MM Register Interface 170
- Creating a 10GBASE-KR Design 192
- Simulation Support 194
- Item Description 195
- Native PHY 197
- Clock and Reset Interfaces 198
- 1G/10GbE PHY Interfaces 206
- Register Definitions 214
- Bit R/W Name Description 215
- Addr Bit R/W Name Description 233
- Creating a 1G/10GbE Design 239
- Design Guidelines 240
- Channel Placement Guidelines 240
- XAUI PHY IP Core 242
- XAUI Supported Features 245
- XAUI PHY Release Information 247
- Device Family Support 248
- Parameterizing the XAUI PHY 249
- XAUI PHY Ports 251
- XAUI PHY Interfaces 251
- Soft PCS 253
- Acronyms 258
- PCI Express (PIPE) 259
- Supported PIPE Features 260
- Gen1/Gen2 Features 261
- Power States Description 262
- Gen3 Features 266
- PCIe Gen3 Capability 267
- Mode Enabled 267
- Gen1 Gen2 Gen3 267
- • PIPE Design Example 275
- Gen1 PIPE Gen2 PIPE Gen3 PIPE 277
- Native PHY IP Ports for PIPE 285
- Figure 2-92: x4 Configuration 294
- Figure 2-93: x8 Configuration 295
- TX PLL Selection for CPRI 300
- Auto-Negotiation 300
- Supported Features for CPRI 301
- Other Protocols 310
- TX Bit Slip 320
- TX Polarity Inversion 320
- RX Bit Slip 320
- RX Polarity Inversion 321
- Word Aligner Manual Mode 323
- RX Bit Reversal 328
- RX Byte Reversal 329
- Parameter Value Description 330
- 8B/10B Encoder and Decoder 333
- 8B/10B TX Disparity Control 334
- TX Bit Reversal 336
- TX Byte Reversal 336
- Arria 10 GT Channel Usage 344
- Transceiver PHY IP 345
- NativeLink Simulation Flow 354
- Define Control Signals Using 356
- Custom Simulation Flow 359
- How to Generate Scripts 361
- Simulator Simulation File Use 362
- PLLs and Clock Networks 364
- ATX PLL IP Core 369
- Parameter Range Description 370
- Parameters Range Description 378
- Instantiating CMU PLL IP Core 386
- CMU PLL IP Core 387
- Input Reference Clock Sources 390
- Receiver Input Pins 392
- Transmitter Clock Network 393
- GT Clock Lines 398
- Clock Generation Block 399
- Transmitter Standard PCS 404
- Transmitter PMA 404
- Clock Generation Block (CGB) 404
- Receiver Standard PCS 406
- Channel Bonding 407
- PMA and PCS Bonding 408
- Skew Calculations 410
- Using PLLs and Clock Networks 412
- Bonded Configurations 416
- Implementing PLL Cascading 420
- Mix and Match Example 422
- When Is Reset Required? 427
- How Do I Reset? 427
- Recommended Reset Sequence 428
- min 20 ns 429
- Status Signals 433
- Control Signals 433
- Arria 10 PMA Architecture 448
- Transmitter Buffer 449
- 85Ω, 100Ω, OFF 450
- Receiver 451
- Receiver Buffer 452
- High Data Rate Mode 454
- Receiver Equalization Modes 459
- Channel PLL 461
- CDR Lock Mode 462
- Loopback 463
- Transmitter Datapath 466
- Interlaken Frame Generator 468
- Interlaken CRC-32 Generator 468
- 0 0 066676767 469
- Pattern Generators 470
- S0 S1 S4 S5 S8 471
- PRBS Output 471
- Scrambler 472
- (tx_clkout) 474
- KR FEC Blocks 475
- Receiver Datapath 476
- Descrambler 477
- Interlaken Frame Synchronizer 477
- PRBS Error 478
- PRBS datain 478
- Interlaken CRC-32 Checker 479
- Enhanced PCS RX FIFO 479
- Case Word Input Output 482
- RX KR FEC Blocks 483
- Byte Serializer 485
- 8B/10B Encoder 487
- RX Polarity Inversion Feature 496
- Rate Match FIFO 496
- 8B/10B Decoder 497
- Byte Deserializer 499
- PIPE Interface 503
- Clock Data Recovery Control 504
- Reconfiguration 505
- Reconfiguration Features 507
- Configuration Files 510
- Bit Position Description 511
- Instance 512
- Arbitration 515
- Direct Reconfiguration Flow 517
- Maximum Pre-Emphasis Settings 518
- Address Bit Values 521
- Switching Transmitter PLL 523
- Switching Reference Clocks 524
- ATX Reference Clock Switching 525
- Ports and Parameters 528
- On-Die Instrumentation 535
- Address Bits Read / 536
- Feature Description 536
- Start Pattern Checker 543
- Embedded Debug Features 544
- Control and Status Registers 545
- PRBS Soft Accumulators 548
- ODI Acceleration Logic 549
- Unsupported Features 562
- Calibration Registers 564
- ATX PLL Calibration Registers 566
- Capability Registers 566
- Power-up Calibration 567
- User Recalibration 569
- Calibration Example 570
- Fractional PLL Recalibration 571
- CDR/CMU PLL Recalibration 571
- PMA Recalibration 571
- Check Calibration Status 574
- Analog Parameter Settings 575
- XCVR_A10_RX_LINK 578
- XCVR_A10_RX_TERM_SEL 579
- XCVR_VCCR_VCCT_VOLTAGE - RX 580
- CTLE Settings 580
- XCVR_A10_RX_ONE_STAGE_ENABLE 582
- VGA Settings 583
- XCVR_A10_RX_ADP_DFE_FXTAP 584
- XCVR_A10_TX_LINK 585
- XCVR_A10_TX_COMPENSATION_EN 586
- XCVR_VCCR_VCCT_VOLTAGE - TX 587
- XCVR_A10_TX_SLEW_RATE_CTRL 587
- Value Description 589
- Transmitter VOD Settings 593
- XCVR_A10_REFCLK_TERM_TRISTATE 594
- LVDS TRISTATE_ON/TRISTATE_OFF 595
- Assign To 595
- Reference clock pin 595
- Subscribe 596
- Chapter Document 607
- Changes Made 607
- Date Version Changes 626
Manuais e produtos relacionados com Software Altera PHY IP Core
Software Altera UG-01080 Guia do Utilizador
(702 páginas)
(702 páginas)
Software Altera PHY IP Core Guia do Utilizador
(230 páginas)
(230 páginas)
Software Altera UG-01080 Guia do Utilizador
(120 páginas)
(120 páginas)
Software Altera DE2-115 Guia do Utilizador
(107 páginas)
(107 páginas)
Software Altera UG-01080 Guia do Utilizador
(484 páginas)
(484 páginas)
ViewSonic VX2770Smh-LED podręczniki
Instrukcje obsługi i podręczniki użytkownika dla Telewizory i monitory ViewSonic VX2770Smh-LED.
Dostarczamy 1 pdf podręczników ViewSonic VX2770Smh-LED do pobrania za darmo według typów dokumentów: Instrukcja Użytkownika
Viewsonic VX2770Smh-LED Instrukcja Użytkownika (24 strony)
Marka: Viewsonic | Kategoria: TVs & monitors | Rozmiar: 2.48 MB |
Spis treści
Więcej produktów i instrukcji dla Telewizory i monitory ViewSonic
| Modele | Rodzaj dokumentu |
|---|---|
| VA2448m |
Instrukcja Użytkownika
VA2448-LED-1, VA2448M-LED,
25 strony
|
| VS13513 |
Instrukcja Użytkownika
ViewSonic.com,
24 strony
|
| VS13513 |
Instrukcja Użytkownika
ViewSonic,
24 strony
|
| VX2336s-LED |
Instrukcja Użytkownika
VX2336S-LED-1 User Guide, Traditional Chinese,
23 strony
|
| VA2214S |
Instrukcja Użytkownika
VA2214S LCD 顯示器 - ViewSonic® 美商優派,
22 strony
|
| VLCDS23585-3W |
Podręcznik Użytkownika
ViewSonic VLCDS23585-3W User guide [en] ,
21 strony
|
| VA912-1 |
Instrukcja Użytkownika
VA912-3, VA912b-3 User Guide, Finnish,
9 strony
|
| VS13513 | Instrukcja Użytkownika ViewSonic®, 24 strony |
| VA1913wm |
Instrukcja Użytkownika
ViewSonic®,
22 strony
|
| VX2250wm-LED |
Instrukcja Użytkownika
VX2250w-LED/VX2250wm-LED LCD Display,
25 strony
|
| VX2453mh |
Instrukcja Użytkownika
VX2453MH-LED, VX2453MH-LED-CN User Guide,
23 strony
|
| V3D231 |
Instrukcja Użytkownika
V3D231 LCD,
24 strony
|
| VG712b |
Instrukcja Użytkownika
ViewSonic®,
22 strony
|
| G90FB-2 |
Instrukcja Użytkownika
 
G90fB-4, G90f-4 User Guide, Indonesian,
19 strony
|
| VS13777 |
Instrukcja Użytkownika
V3D245 LCD 顯示器,
25 strony
|
| V3D245 |
Instrukcja Użytkownika
V3D245 ÉCRAN LCD Display Guide de l`utilisateur [da] [en] ,
25 strony
|
| VX2453mh-LED |
Instrukcja Użytkownika
LCD,
23 strony
|
| VX2245wm-1 |
Instrukcja Użytkownika
VX2245wm-1 User Guide, French,
29 strony
|
| VA2232wa |
Instrukcja Użytkownika
ViewSonic.com,
23 strony
|
| VA2232W |
Instrukcja Użytkownika
VA2232W-LED-1, VA2232WM-LED,
26 strony
|
© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.045 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais