Altera Viterbi Compiler Manual do Utilizador descarregar pdf (Página 5)

DSP IP Core Device Family Support

Altera

offers the following device support levels for Altera IP cores:

• Preliminary support—Altera verifies the IP core with preliminary timing models for this device family.

The IP core meets all functional requirements, but might still be undergoing timing analysis for the

device family. You can use it in production designs with caution.

• Final support—Altera verifies the IP core with final timing models for this device family. The IP core

meets all functional and timing requirements for the device family. You can use it in production

designs.

Table 1-1: DSP IP Core Device Family Support

Device Family Support

Arria

II GX Final

Arria II GZ Final

Arria V Final

Arria 10 Final

Cyclone

IV Final

Cyclone V Final

MAX

10 FPGA Final

Stratix

IV GT Final

Stratix IV GX/E Final

Stratix V Final

Other device families No support

DSP IP Core Verification

Before releasing a version of an IP core, Altera runs comprehensive regression tests to verify its quality

and correctness. Altera generates custom variations of the IP core to exercise the various parameter

options and thoroughly simulates the resulting simulation models with the results verified against master

simulation models.

Viterbi IP Core Release Information

Use the release information when licensing the IP core.

Table 1-2: Release Information

Item Description

Version 14.1

1-2

DSP IP Core Device Family Support

UG-VITERBI

2014.12.15

Altera Corporation

About the Viterbi IP Core

Send Feedback

1 2 3 4 5 6 7 8 9 10 ... 39 40

Comentários a estes Manuais

Sem comentários

Altera Viterbi Compiler Manual do Utilizador Página 5

Comentários a estes Manuais

Manuais e produtos relacionados com Instrumentos de medida Altera Viterbi Compiler