Altera Virtual JTAG IP Core Manual do Utilizador Página 11

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 42
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 10
Output Ports
Table 3: Output Ports for the Virtual JTAG Megafunction
CommentsDescriptionRequiredPort Name
Connected directly to the TCK
device pin. Shared among all
virtual JTAG instances.
JTAG test clock.Yestck
Shared among all virtual JTAG
instances.
TDI input data on the device. Used
when virtual_state_sdr is high.
Yestdi
Output port [SLD_IR_WIDTH-
1..0] wide. Specify the width
of this bus with the SLD_IR_
WIDTH parameter.
Virtual JTAG instruction register
data. The value is available and
latched when virtual_state_uir
is high.
Noir_in[]
Table 4: High-Level Virtual JTAG State Signals
CommentsDescriptionRequiredPort Name
Indicates that virtual JTAG is in
Capture_DR state.
Novirtual_state_cdr
In this state, this instance is
required to establish the
JTAG chain for this device.
Indicates that virtual JTAG is in
Shift_DR state.
Yesvirtual_state_sdr
Indicates that virtual JTAG is in
Exit1_DR state.
Novirtual_state_e1dr
The Quartus II software does
not cycle through this state
using the Tcl command.
Indicates that virtual JTAG is in
Pause_DR state.
Novirtual_state pdr
The Quartus II software does
not cycle through this state
using the Tcl command.
Indicates that virtual JTAG is in
Exit2_DR state.
Novirtual_state_e2dr
Indicates that virtual JTAG is in
Update_DR state.
Novirtual_state_udr
Indicates that virtual JTAG is in
Capture_IR state.
Novirtual_state_cir
Indicates that virtual JTAG is in
Update_IR state.
Novirtual_state_uir
Altera Corporation
Virtual JTAG Megafunction (sld_virtual_jtag)
Send Feedback
11
Output Ports
UG-SLDVRTL
2014.03.19
Vista de página 10
1 2 ... 6 7 8 9 10 11 12 13 14 15 16 ... 41 42

Comentários a estes Manuais

Sem comentários