Altera Stratix V Avalon-MM Interface for PCIe Solutions Manual do Utilizador Página 179
- Página / 184
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
Date Version Changes Made
• Enhanced definition of Device ID and Sub-system Vendor ID to
say that these registers are only valid in the Type 0 (Endpoint)
Configuration Space.
• Simplified the Getting Started chapter. It copies the Gen2 x4
example from the install directory and does not include step-by-
step instructions to recreate the design.
• Corrected frequencies of pclk in Reset and Clocks chapter.
• Added Next Steps in Creating a Design for PCI Express to
Datasheet chapter.
• Removed txdatavalid0 signal from the PIPE interface. This
signal is not available.
• Removed references to the MegaWizard
®
Plug-In Manager. In
14.0 the IP Parameter Editor Powered by Qsys has replaced the
MegaWizard Plug-In Manager.
• Removed the Transaction Layer Protocol Details chapter. This
information only applies to the Avalon-ST interface.
• Added link to a Knowledge Base Solution that shows how to
observe the test_in bus for debugging.
• Corrected channel placement diagrams for Gen3 x2 and Gen3 x4.
The CMU PLL should be shown in the Channel 4 location. For
Gen3 x2, the second data channel is Ch1. For Gen3 x4, the data
channels are Ch0 - Ch3.
• Corrected figure showing physical placement of PCIe Hard IP
modules for Arria V GZ devices.
• Added definition for test_in[6] and link to Knowledge Base
Solution on observing the PIPE interface signals on the test_out
bus.
• Clarified that the Avalon-MM Bridge does not generate out-of-
order Avalon-MM-to-PCI Express Read Completions even to
different BARs.
• Added register definition for Avalon-MM Interrupt Vector
register (0x0060), missing from previous release.
• Removed references to Gen2 x1 62.5 MHz configuration. This
configuration is not supported.
• Removed statement that Gen1 and Gen2 designs do not require
transceiver reconfiguration. Gen1 and Gen2 designs may require
transceiver reconfiguration to improve signal quality.
UG-01097_avmm
2014.12.15
Revision History for the Avalon-MM Interface
C-3
Additional Information
Altera Corporation
Send Feedback
- User Guide 1
- Datasheet 2
- Features 3
- Interface 4
- Release Information 7
- Device Family Support 7
- Altera FPGA 8
- Debug Features 10
- IP Core Verification 10
- Recommended Speed Grades 11
- Running Qsys 14
- Generating the Example Design 15
- Simulating Altera Designs 17
- Time TLP Type Payload 18
- TLP Header 18
- Creating a Quartus II Project 19
- Compiling the Design 19
- Programming a Device 20
- Parameter Settings 21
- Parameter Value Description 22
- Device Capabilities 25
- Error Reporting 26
- Link Capabilities 27
- MSI and MSI-X Capabilities 28
- Power Management 29
- Clock Domains on page 6-5 33
- Application Layer 34
- RX Avalon-MM Master Signals 36
- Clock Signals 41
- Signal Direction Description 42
- Variant Logical Interfaces 49
- Hard IP Status Extension 50
- Field and Bit Map 58
- 0134678951 58
- Bit(s) Field Description 59
- Serial Data Signals 60
- PIPE Interface Signals 64
- Test Signals 69
- Registers 70
- Altera-Defined VSEC Registers 78
- CvP Registers 79
- Address Range Register 83
- Bit Name Access Description 84
- Bits Name Access Description 85
- PCI Express Mailbox Registers 86
- Avalon-MM Mailbox Registers 90
- Address Name Access 91
- Description 91
- Byte Offset 91
- Register Dir Description 91
- Sending a Write TLP 97
- Root Port TLP Data Registers 99
- UG-01097_avmm 100
- 2014.12.15 100
- Related Information 101
- Bits Register Description 102
- Reset and Clocks 105
- Hard IP for PCI Express 106
- Example Design 106
- Clock Domains 109
- Data Rate Frequency 110
- Clock Summary 112
- Interrupts for Endpoints 113
- MSI/MSI‑X Support 115
- MsiIntfc_o[81:0] 116
- MsiControl_o[15:0] 116
- MsixIntfc_o[15:0] 116
- IntxReq_i 116
- IntxAck_o 116
- Error Handling 117
- Physical Layer Errors 118
- Data Link Layer Errors 118
- Transaction Layer Errors 119
- Error Type Description 120
- Status Bit Conditions 123
- IP Core Architecture 125
- Hard IP for PCI Express 126
- Top-Level Interfaces 127
- Avalon-MM Interface 127
- Clocks and Reset 127
- Transceiver Reconfiguration 127
- Interrupts 127
- Data Link Layer 128
- Altera Corporation 129
- Send Feedback 129
- Physical Layer 130
- TX Packets 131
- Avalon‑MM Bridge TLPs 135
- Byte Enable Value Description 136
- PCI Express Avalon-MM Bridge 138
- RX Block 144
- Avalon-MM RX Master Block 144
- TX Block 145
- Interrupt Handler Block 145
- Enable PLL calibration 147
- Throughput Optimization 151
- Throughput of Posted Writes 153
- Design Implementation 155
- CONF_DONE 156
- Endpoint Reset 156
- Root Port Reset 156
- SDC Timing Constraints 157
- Optional Features 159
- ECRC on the RX Path 160
- ECRC on the TX Path 161
- Debugging 163
- Setting Up Simulation 166
- Use Third-Party PCIe Analyzer 168
- BIOS Enumeration Issues 168
- Address[31:2] 169
- Figure A-6: I/O Read Request 171
- 7 6 5 4 3 2 1 0 175
- Core Config 8 4 1 175
- Additional Information 177
- Date Version Changes Made 178
- How to Contact Altera 182
- Typographic Conventions 182
- Visual Cue Meaning 183
Manuais e produtos relacionados com Instrumentos de medida Altera Stratix V Avalon-MM Interface for PCIe Solutions
Instrumentos de medida Altera 10-Gbps Ethernet MAC MegaCore Function Manual do Utilizador
(175 páginas)
(175 páginas)
Instrumentos de medida Altera Triple Speed Ethernet MegaCore Function Manual do Utilizador
(223 páginas)
(223 páginas)
Instrumentos de medida Altera 8B10B Encoder/Decoder MegaCore Function Manual do Utilizador
(32 páginas)
(32 páginas)
Instrumentos de medida Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core Manual do Utilizador
(11 páginas)
(11 páginas)
Instrumentos de medida Altera Embedded Systems Development Kit, Cyclone III Edit Manual do Utilizador
(82 páginas)
(82 páginas)
© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.042 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais