Altera Arria V Hard IP for PCI Express Manual do Utilizador Página 72
- Página / 288
- Índice
- MARCADORES
Avaliado. / 5. Com base em avaliações de clientes
5–8 Chapter 5: Parameter Settings for the Avalon-MM Arria V Hard IP for PCI Express
PCI Express/PCI Capabilities
Arria V Hard IP for PCI Express December 2013 Altera Corporation
User Guide
Power Management
Table 5–9 describes the Power Management parameters.
Table 5–9. Power Management Parameters
Parameter Value Description
Endpoint L0s
acceptable latency
< 64 ns – > No limit
This design parameter specifies the maximum acceptable latency that the
device can tolerate to exit the L0s state for any links between the device and
the root complex. It sets the read-only value of the Endpoint L0s acceptable
latency field of the
Device Capabilities
register (0x084).
The Arria V Hard IP for PCI Express does not support the L0s or L1 states.
However, in a switched system there may be links connected to switches
that have L0s and L1 enabled. This parameter is set to allow system
configuration software to read the acceptable latencies for all devices in the
system and the exit latencies for each link to determine which links can
enable Active State Power Management (ASPM). This setting is disabled for
Root Ports.
The default value of this parameter is 64 ns. This is the safest setting for
most designs.
Endpoint L1
acceptable latency
< 1 µs to > No limit
This value indicates the acceptable latency that an Endpoint can withstand
in the transition from the L1 to L0 state. It is an indirect measure of the
Endpoint’s internal buffering. It sets the read-only value of the Endpoint L1
acceptable latency field of the
Device Capabilities
register.
The Arria V Hard IP for PCI Express does not support the L0s or L1 states.
However, in a switched system there may be links connected to switches
that have L0s and L1 enabled. This parameter is set to allow system
configuration software to read the acceptable latencies for all devices in the
system and the exit latencies for each link to determine which links can
enable Active State Power Management (ASPM). This setting is disabled for
Root Ports.
The default value of this parameter is 1 µs. This is the safest setting for
most designs.
- User Guide 1
- Contents 3
- Chapter 7. IP Core Interfaces 5
- Chapter 9. Reset and Clocks 5
- Chapter 18. Debugging 8
- 1. Datasheet 9
- 1–2 Chapter 1: Datasheet 10
- Features 10
- Notes to Table 1–1: 11
- Release Information 12
- Device Family Support 12
- Configurations 12
- Debug Features 13
- IP Core Verification 14
- Recommended Speed Grades 15
- 1–8 Chapter 1: Datasheet 16
- Qsys Design Flow 25
- Generating the Testbench 26
- Modifying the Example Design 34
- Running Qsys 36
- Table 3–5 38
- On Chip r 40
- Simulating the Example Design 44
- Direct BFM’s shared memory 47
- {*reconfig_xcvr_clk*} 50
- Compiling the Design 51
- Programming a Device 51
- System Settings 54
- Port Functions 55
- Error Reporting 57
- 31 19 18 17 16 15 14 58
- Power Management 59
- Legacy Interrupt 63
- Base Address Registers 66
- PCI Express/PCI Capabilities 67
- Header 68
- 6. IP Core Architecture 75
- Avalon-ST Interface 77
- RX Datapath 77
- TX Datapath 77
- Altera FPGA 77
- Clocks and Reset 78
- Interrupts 79
- Transaction Layer 79
- Protocol Layers 80
- Configuration Space 81
- Data Link Layer 81
- Figure 6–4. Data Link Layer 82
- Physical Layer 83
- Figure 6–5. Physical Layer 84
- Multi-Function Support 86
- PCI Express Avalon-MM Bridge 86
- Avalon-MM Bridge TLPs 88
- Figure 6–9. Poor Address Map 93
- RX Block 97
- Avalon-MM RX Master Block 97
- TX Block 98
- Interrupt Handler Block 98
- 7. IP Core Interfaces 99
- Note to Table 7–1: 100
- RX Port 101
- Avalon-ST RX Interface 103
- Note to Figure 7–7: 108
- Avalon-ST TX Interface 113
- Note to Table 7–4: 116
- ECRC Forwarding 121
- Clock Signals 121
- Reset Signals 122
- and the LTSSM L0 state 124
- ECC Error Signals 125
- Interrupts for Endpoints 125
- Interrupts for Root Ports 126
- Completion Side Band Signals 126
- Specification, Rev. 2.1 128
- D E F 0 1 2 3 131
- Notes to Table 7–13: 132
- LMI Signals 136
- LMI Read Operation 137
- LMI Write Operation 137
- Power Management Signals 138
- (Full-Featured Qsys) 140
- Completer-Only Single DWord 141
- RX Avalon-MM Master Signals 143
- Transceiver Reconfiguration 145
- Serial Interface Signals 145
- PIPE Interface Signals 149
- Test Signals 153
- Notes to Table 7–27: 154
- 8. Register Descriptions 155
- Note to Table 8–2: 156
- Note to Table 8–3: 157
- Note to Table 8–4: 157
- Note to Table 8–5: 157
- Note to Table 8–6: 158
- Note to Table 8–7: 158
- Note to Table 8–8: 159
- PCI Express Mailbox Registers 167
- Note to Table 8–30: 168
- Root Port TLP Data Registers 170
- Sending a TLP 173
- Receiving a Completion TLP 173
- Endpoints 174
- Avalon-MM Mailbox Registers 175
- Spec 2.1 176
- 9. Reset and Clocks 181
- Example Design 182
- Hard IP for PCI Express 182
- 127 cycles 184
- ±300 PPM 185
- Note to Table 9–2: 186
- Transceiver Clock Signals 187
- Supported Message Types 189
- Notes to Table 10–1: 191
- Receive Buffer Reordering 192
- Notes to Table 10–2: 193
- MSI Interrupts 195
- 11–2 Chapter 11: Interrupts 196
- Note to Figure 11–4: 197
- Legacy Interrupts 198
- Application Layer 199
- 11–6 Chapter 11: Interrupts 200
- MSI/MSI-X Support 201
- Qsys System 202
- 12. Optional Features 203
- ECRC on the RX Path 204
- ECRC on the TX Path 205
- 13. Flow Control 207
- 13–2 Chapter 13: Flow Control 208
- Throughput of Posted Writes 208
- Chapter 13: Flow Control 13–3 209
- 13–4 Chapter 13: Flow Control 210
- 14. Error Handling 211
- Physical Layer Errors 212
- Data Link Layer Errors 212
- Transaction Layer Errors 213
- Note to Table 14–4: 215
- Figure 15–2 218
- Core User Guide 219
- 16. SDC Timing Constraints 221
- Endpoint Testbench 224
- Root Port Testbench 225
- Chaining DMA Design Examples 226
- Root Complex 227
- Chaining DMA 227
- Hard IP for 227
- PCI Express 227
- Note to Table 17–2: 232
- Note to Table 17–4: 233
- Test Driver Module 236
- DMA Write Cycles 237
- DMA Read Cycles 239
- Root Port Design Example 240
- Root Port 241
- Variation 241
- (variation_name.v) 241
- Root Port BFM 242
- BFM Memory Map 244
- Figure 17–6 248
- BFM Read and Write Procedures 250
- BFM Procedures and Functions 251
- BFM Configuration Procedures 256
- Shared Memory Constants 257
- 18. Debugging 271
- 18–2 Chapter 18: Debugging 272
- Link Training 272
- Chapter 18: Debugging 18–3 273
- 18–4 Chapter 18: Debugging 274
- Chapter 18: Debugging 18–5 275
- Setting Up Simulation 276
- Chapter 18: Debugging 18–7 277
- Use Third-Party PCIe Analyzer 278
- BIOS Enumeration Issues 278
- Notes to Table A–7: 280
- Chapter : A–3 281
- Notes to Table A–16: 282
- Additional Information 283
- Info–2 Revision History 284
- How to Contact Altera 285
- Typographic Conventions 286
Manuais e produtos relacionados com Instrumentos de medida Altera Arria V Hard IP for PCI Express
(286 páginas)© 2020, manymanuals-pt.com. Todos os direitos reservados. | 0.039 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais